



ProtoDUNE SiPM Signal Processor

Revision A

May 04, 2017

D

D

C

C

B

B

A

A

<OrigName>			
Title			
<Title>			
Size	Document Number		Rev
D	<Doc>		<RevCode>
Date:	Wednesday, May 11, 2017		Sheet 1 of 1

ADDED on 4-21-2017

MCO# 1 Top shield is to close to component pads reduce folded length to .5" from .6"

MCO# 2 Bottom and top shield interfer with front spacer. Reduce shields width to 3.915" from 4.0"

MCO#3 Use thinner or round standoffs to mount U255 (Zicor) hex ones interfer with mounting holes.

MCO# 4 Fans need to be tapped for a 6-32 binder head screw before mounting.

D

D

C

C

B

B

A

A

<OrgName>		
Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date: Wednesday, May 17, 2017		Sheet 1 of 1

DESIGN IMPROVEMENT PLANS

DIP #1) Unused pins GTP blocks of Artix-7 FPGA not tied to ground as recommended. No modification to assembled boards.

DIP #2) U275-1 and U276-1 should not be hard-tied to voltage.

- a) Should have light pulldown resistors to GND and 'DNI' resistors to input voltage.
- b) Desired operation is board defaults upon initial assembly to disabling both U275 and U276.
- c) Would not hurt to have similar resistor setups for U272 and U286 as well.

DIP #3) Missing test point for +1.4V-post-filter and missing test point for +1.8V_A.

- a) In general should have test points for all pre- and post-filter points to allow for measurement when inductors are out (immediately after assembly).

DIP #4) SM_JUMP3s implemented incorrectly. Resistors noted as laying inside SM_JUMP3s are adjacent to SM_JUMP3s.

- a) related : default positions of overlaid resistors often incorrect. Fix.
- b) Does not affect functionality of current board. Cosmetic only.
- c) If keeping the SM_JUMP3, need to have consistent labeling between PCB and schematic as to which side is which. Easiest method would be to change schematic symbol to match PCB.

DIP #5) Boot-strap start-up use of MIO pins not properly noted in schematic. Add notes.

- a) MIO 0 - OK - Supply pullup option only, via 20k. (10k is ok too.)
- b) MIO 1 - OK - Supply pullup option only, via 240 ohm.
- c) MIO 2 - CHANGE - Supply pullup and pulldown option. Load pullup pulldown with 20k.
- d) MIO 3 - OK - Supply pulldown option only, via 20k.
- e) MIO 4 - CHANGE - Supply pulldown option only, via 20k.
- f) MIO 5 - CHANGE - Supply pullup option only, via 20k.
- g) MIO 6 - OK - Supply pulldown option only, via 20k.
- h) MIO 7 - CHANGE - Supply pulldown option only, via 20k.
- i) MIO 8 - CHANGE - Supply pulldown option only, via 20k. Additionally see sketch of modified MIO 8 circuit below. (Same as ECO 3C.)

DIP #6) Insufficient part specified for U285; should have been Si5340 instead of Si53340. No modification to assembled boards. Fix in next design pass.

a) Would suggest Si5317 as an alternative to the Si5340. Part is pin programmable and already exists in design. Loop bandwidth can be set as low as 116Hz @ 250MHz. Has two outputs.

DIP #7) Per assembler, all the through-hole test points (AGND, DGND, VTxxx, etc.) are not correctly matched to hole size required by component. Need to increase size of holes.

DIP #8) Per assembler, paste file for U93, U285, U257, U273 has incorrect screening for ground connections.

DIP #9) Add secondary washing with degreaser into assembly specification. Wash provided in prototype assembly insufficient as some visible/tactile residue remains.

DIP #10) Silkscreen for next revision should explicitly label all resistors that tie to standoffs by which "ground" they tie to (e.g. DGND, AGND, PWRGND).

DIP #11) Bottom shield screws at 2-56 size are too small. Change in next revision to 4-40 and use threaded 4-40 spacers. Use of threaded spacers allows screws to be captured by bottom shield, simplifying assembly of shield.

DIP #12) Re-check the vertical orientation of the rectangular cutout on the back panel for the dual SFP connection to ensure that the gasket is appropriately considered.

DIP #13) Silkscreen for Vicor power supply U255 is reversed text.

DIP #14) When implementing ECO #7 in schematic, preserve U279, but replace with single diode.

DIP #15) Temperature measurements of operating board show two hot spots that should be addressed.

1. The -V_A linear regulator (LT3015) runs at 40 C with FPGAs programmed but not pushing data in closed box with fans on. According to Linear Tech thermal resistance table no difference in theta-ja for TO-220 versus DDPK (both rated 34C/watt).

Either way, needs a heat sink. Not dumping enough heat into board. Probably better with TO-220 as heat sinks are less goofy.

2. The Vicor DC-DC converter, under the shield box and with the fans on, also gets to about 40 C. Should modify mechanics of shield so that metal plate of Vicor can dump heat to top shield plate.

DIP #16) Silkscreen on backside of PCB for UZ1 and U277 is not aligned properly to vias.

DIP #17) Silkscreen on backside of PCB for U259 is missing.

DIP #18) Connect LOS output of U256 to Artix FPGA.

DIP #19) Consider hardware contolled power/bias LED.

DIP #20) Add voltage regulator and/or power monitor to generate two LED outputs : Bias Present and Bias OK. Bias Present should illuminate at as low a voltage as possible, Bias OK only when Vbias is within acceptable range (i.e. 34.0 - 34.2V).






DIP #21) Add requested external flip-flop to sample data from CDR.

DIP #22) As with DIP #20, there should also be Power Present and Power OK LEDs where PowerPresent means the Vicor is on and making 5V, Power OK means that in addition all secondary voltages are within tolerance.

<OrgName>		
Title Design Improvements		
Size	Document Number	Rev <RevCode>
B	<Doc>	
Date:	Sheet	of
Wednesday, May 17, 2017	1	1

U1 DSP FPGA

DIP #1) Unused pins GTP blocks of Artix-7 FPGA not tied to ground as recommended.



piece of fpga released from deletion of NOVA timing interface





Table 5-4: Unused GTP Quad Column Connections

Pin or Pin Pair of the Unused GTP Quad	Connection
MGTAVCC	GND
MGTAVTT	GND
MGTREFCLKP/MGTREFCLKN	Float
MGTRXP/MGTRXN	GND
MGTTXP/MGTTXN	Float
MGTRREF ⁽¹⁾	GND


Notes:

1. This is the only scenario when the MGTRREF pins can be connected to ground. In all other scenarios, these pins must be connected for normal operation.


Configuration




Communication & Control Logic






Clocks & Timing



Power




Analog Front-End





1-30-2017	JOHN ANDERSON	13PC041_RevA_AsBuilt	17PC001
10-28-2013	TIM CUNDIFF	13PC041_10_28_2013	13PC041_10_28_2013
10-25-2013	MIKE OBERLING	13PC041	13PC041_10_25_2013
DATE	BY	OLD FILE NAME	NEW FILE NAME
File Top			
Size	Document Number	Rev	A
P	PC17001A		
Date	Thursday, Mar 16, 2017	Sheet	3 of 35

Charge Injection





4.096V power is local to this page only.

Charge injection control voltage buffer for readback through Voltage Monitor




Voltage Monitor ADC





Current Monitor ADC

File	Arating
Size	Document Number
Date	PC17001A
Date	Wednesday, May 31, 2017
Sheet	4 of 35
Rev	A




Title			
Size	Document Number	Rev	
D	PC17001A	A	
Date	Monday, June 05, 2017	Sheet	5 of 35








Local System Clock



ADC Clock



Local 150 MHz Oscillator



Internal Clock

MMCME2

Inside of DSP FPGA



MMCME2

Timestamp Generation and
ADC Processing Logic


ADC Data

External Clock

Title		
Clock Tree Diagram		
Size	Document Number	Rev
Custom	PC17001A	A
Date:	Wednesday, May 17, 2017	Sheet 8 of 35



333 MHz Data Rate
1.065 Gb/s



AXI Chip2Chip Bridge
50 MHz Data Rate

JTAG
DSP Config

Voltage Monitor

Current Monitor

Charge Injection

Clock

DSP Flash Memory


BIAS Control

Status LEDs

Zynq_Block


Title			Communication & Control
Size	Document Number	Rev	
P	PC17001A	A	
Date	Thursday, Mar 25, 2017	Sheet	10 of 35

XC7A200T
Configuration Bank 0



Artix configured in Master SPI mode.

3.3V
XC7A200T
Bank 14A



INIT_B is held low to allow the FPGA to complete its power on initialization, but to hold off configuration until Zynq is ready.

When released, the expectation is that the Zynq has asynchronously connected the following signals to the SPI Flash:

- D00 => DSP_FLASH_MOSI
- D01 => DSP_FLASH_MISO
- D02 => DSP_FLASH_WP
- D03 => DSP_FLASH_HOLD
- FCS_B => DSP_FLASH_CS
- CCLK => DSP_FLASH_SCLK

From this point the Artix auto-magically configures itself, without further intervention from the SmartFusion.

Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master Serial	000	x1	Output
Master SPI	001	x1, x2, x4	Output
Master BPI	010	x8, x16	Output
Master SelectMAP	100	x8, x16	Output
JTAG	101	x1	Not Applicable
Slave SelectMAP	110	x8, x16, x32 ⁽¹⁾	Input
Slave Serial ⁽²⁾	111	x1	Input



The Zynq can re-assume control over the flash at any time by driving the PROGRAM_B line low, or the INIT_B line low. The difference being that PROGRAM_B will reinitialize the DSP FPGA, whereas INIT_B merely prevents it from configuring.

Flash may be programmed directly through JTAG, or via the Zynq

Max Throughput = 60 MHz x 4 Bits (QSPI) = 240 Mb/s
 Config Time = 77,845,216 bits / (240 Mb/s) = 324 ms (approx.)

DAC_VBIAS

EXAMPLE LAYOUT OF AD8224




Vout: gain of 1
Iout: gain of 4
Vout output divided by 10 prior to ADC





Desired current monitor characteristics:
Range 0 - 200uA
Resolution 10nA

5K and gain of 4 does this nicely, but has problem if S1PW shorts out. Current is then 2mA and Vout jumps towards positive rail (Vbias), overdriving ADC.
If we put a 10:1 divider on output of current monitor, this moves the range to 0-2mA without overdriving the ADC, but cuts resolution to 20V/nA. Assuming 14 bit ADC with input range of 4.096V, that's about 125nA/count.


Voltage measured after current shunt to include load of Vout is current measurement, and to simplify calculation of S1PW applied voltage.
S1PW resistor values
14.08 4.0875
16.28 4.0484
18.58 3.9939
14.98 3.9231



EXAMPLE LAYOUT OF AD8224



EXAMPLE LAYOUT OF AD8224



Voon: gain of 1
Ioon: gain of 4
Voon output divided by 10 prior to ADC

Desired current monitor characteristics:
Range 0 - 200uA
Resolution 10nA


5K and gain of 4 does this nicely, but has problem if S1PW shorts out. Current is then 2mA and Vout jumps towards positive rail (Vbias), overdriving ADC.


If we put a 10:1 divider on output of current monitor, this moves the range to 0-2mA without overdriving the ADC, but cuts resolution to 20V/nA. Assuming 14 bit ADC with input range of 4.096V, that's about 125nA/count.

Gain = $49.48 / (0.1)$
Gain of 4: 16.47x
Gain of 1: open


Resistor values
14.08 4.0875
16.28 4.0484
16.18 3.9939
14.98 3.9231

Voltage measured after current shunt to include load of Voon is current measurement, and to simplify calculation of S1PW applied voltage.
Series resistors provide 50k τ based on input pin characteristics given in data sheet.






EXAMPLE LAYOUT OF AD8224




Desired current monitor characteristics:
 Range 0 - 200uA
 Resolution 10nA


5k and gain of 4 does this nicely, but has
 problem if S1PW shorts out. Current is
 then 2mA and Vout jumps towards positive
 rail (Vbias), overdriving ADC.

If we put a 10:1 divider on output of
 current monitor, this moves the range to
 0-2mA without overdriving the ADC, but cuts
 resolution to 20uV/nA. Assuming 14 bit ADC
 with input range of 4.096V, that's about
 125nA/count.





EXAMPLE LAYOUT OF AD8224



Desired current monitor characteristics:
 Range 0 - 200uA
 Resolution 10mA

5k and gain of 4 does this nicely, but has problem if S1PW shorts out. Current is then 2mA and Vout jumps towards positive rail (Vbias), overdriving ADC.


If we put a 10:1 divider on output of current monitor, this moves the range to 0-2mA without overdriving the ADC, but cuts resolution to 20V/nA. Assuming 14 bit ADC with input range of 4.096V, that's about 125nA/count.


Gain = $49.4k / (0.1k + 4.99k)$
 Gain of 4: 16.47x
 Gain of 1: open

RTA resistor values
 14.08 4.9875
 16.28 4.0484
 16.18 3.9939
 14.98 3.9231


Voltage measured after current shunt to include load of Vbias is current measurement, and to simplify calculation of S1PW applied voltage.

Series resistors provide 50k \times high low-pass ($f_c = 600kHz$) based on input pin characteristics given in data sheet.







EXAMPLE LAYOUT OF AD8224




Desired current monitor characteristics:
 Range 0 - 200uA
 Resolution 10nA

5k and gain of 4 does this nicely, but has
 problem if S1PW shorts out. Current is
 then 2mA and Vout jumps towards positive
 rail (Vbias), overdriving ADC.

If we put a 10:1 divider on output of
 current monitor, this moves the range to
 0-2mA without overdriving the ADC, but cuts
 resolution to 20V/nA. Assuming 14 bit ADC
 with input range of 4.096V, that's about
 125nA/count.



EXAMPLE LAYOUT OF AD8224



Voon: gain of 1
Ioon: gain of 4
Voon output divided by 10 prior to ADC

Desired current monitor characteristics:
Range 0 - 200uA
Resolution 10nA

5K and gain of 4 does this nicely, but has problem if S1PM shorts out. Current is then 2mA and Vout jumps towards positive rail (Vbias), overdriving ADC.


If we put a 10:1 divider on output of current monitor, this moves the range to 0-2mA without overdriving the ADC, but cuts resolution to 20V/nA. Assuming 14 bit ADC with input range of 4.096V, that's about 125nA/count.


Gain = $49.48 / (0.1 - 1)$
Gain of 4: 16.47x
Gain of 1: open

R1A resistor values
14.08 4.0875
16.28 4.0484
16.18 3.9939
14.98 3.9231


Voltage measured after current shunt to include load of Voon is current measurement, and to simplify calculation of S1PM applied voltage.

Series resistors provide 50k \times high-pass filter (fc = 600kHz) based on input pin characteristics given in data sheet.






EXAMPLE LAYOUT OF AD8224



Desired current monitor characteristics:
 Range 0 - 200uA
 Resolution 10nA




5k and gain of 4 does this nicely, but has
 problem if S1PK shorts out. Current is
 then 2mA and Vout jumps towards positive
 rail (Vbias), overdriving ADC.

If we put a 10:1 divider on output of
 current monitor, this moves the range to
 0-2mA without overdriving the ADC, but cuts
 resolution to 20V/nA. Assuming 14 bit ADC
 with input range of 4.096V, that's about
 125nA/count.









D0/DNC/D0_1	17	DATA00_1	DATA00_1
D1/D0_1/D0_1+1	18	DATA10_1	DATA10_1
D2/DNC/D2_3	19	DATA22_3	DATA22_3
D3/D2_3/D2_3+	20	DATA32_3+	DATA32_3+
D4/DNC/D4_5	21	DATA44_5	DATA44_5
D5/D4_5/D4_5+	22	DATA54_5+	DATA54_5+
D6/DNC/D6_7	23	DATA66_7	DATA66_7
D7/D6_7/D6_7+	24	DATA76_7+	DATA76_7+
D8/DNC/D8_9	25	DATA86_9	DATA86_9
D9/D8_9/D8_9+	26	DATA96_9+	DATA96_9+
D10/DNC/D10_11	27	DATA1010_11	DATA1010_11
D11/D10_11/D10_11+	28	DATA1110_11+	DATA1110_11+
D12/DNC/D12_13	29	DATA1212_13	DATA1212_13
D13/D12_13/D12_13+	30	DATA1312_13+	DATA1312_13+
OF_	31	OF_	OF_
OF+	32	OF+	OF+
CLKOUT-	33	CLKOUT-	CLKOUT-
CLKOUT+	34	CLKOUT+	CLKOUT+
ENC-	35	ENC-	ENC-
ENC+	36	ENC+	ENC+
ADC_CS	37	ADC_CS	ADC_CS
ADC_SCLK	38	ADC_SCLK	ADC_SCLK
ADC_SDI	39	ADC_SDI	ADC_SDI
ADC_SDO	40	ADC_SDO	ADC_SDO
PAR/SER	41	PAR/SER	PAR/SER
OGND	42	OGND	OGND

Used by Calibrator build only.




Front Panel Connection			
Size	Document Number		Rev
P	PC1700A		A
Date	Version	June 06, 2017	Sheet 24 of 35





Bill of Materials Item Bottom Shield Screw External to PC Board BOM6	Bill of Materials Item Bottom Shield Standoff External to PC Board BOM7	Bill of Materials Item Top Shield Standoff External to PC Board BOM8	Bill of Materials Item Shield Top Screw External to PC Board BOM128
Bill of Materials Item Bottom Shield Screw External to PC Board BOM9	Bill of Materials Item Bottom Shield Standoff External to PC Board BOM10	Bill of Materials Item Top Shield Standoff External to PC Board BOM11	Bill of Materials Item Shield Top Screw External to PC Board BOM132
Bill of Materials Item Bottom Shield Screw External to PC Board BOM12	Bill of Materials Item Bottom Shield Standoff External to PC Board BOM13	Bill of Materials Item Top Shield Standoff External to PC Board BOM14	Bill of Materials Item Shield Top Screw External to PC Board BOM136
Bill of Materials Item Bottom Shield Screw External to PC Board BOM15	Bill of Materials Item Bottom Shield Standoff External to PC Board BOM16	Bill of Materials Item Top Shield Standoff External to PC Board BOM17	Bill of Materials Item Shield Top Screw External to PC Board BOM140
Bill of Materials Item Bottom Shield Screw External to PC Board BOM18	Bill of Materials Item Bottom Shield Standoff External to PC Board BOM19	Bill of Materials Item Top Shield Standoff External to PC Board BOM20	Bill of Materials Item Shield Top Screw External to PC Board BOM141
Bill of Materials Item Bottom Shield Screw External to PC Board BOM21	Bill of Materials Item Bottom Shield Standoff External to PC Board BOM22	Bill of Materials Item Top Shield Standoff External to PC Board BOM23	Bill of Materials Item Shield Top Screw External to PC Board BOM142
Bill of Materials Item Bottom Shield Screw External to PC Board BOM24	Bill of Materials Item Bottom Shield Standoff External to PC Board BOM25	Bill of Materials Item Top Shield Standoff External to PC Board BOM26	Bill of Materials Item Shield Top Screw External to PC Board BOM143
Bill of Materials Item Bottom Shield Screw External to PC Board BOM27	Bill of Materials Item Bottom Shield Standoff External to PC Board BOM28	Bill of Materials Item Top Shield Standoff External to PC Board BOM29	Bill of Materials Item Shield Top Screw External to PC Board BOM146
Bill of Materials Item Bottom Shield Screw External to PC Board BOM30	Bill of Materials Item Bottom Shield Standoff External to PC Board BOM31	Bill of Materials Item Top Shield Standoff External to PC Board BOM32	Bill of Materials Item Shield Top Screw External to PC Board BOM147
Bill of Materials Item Bottom Shield Screw External to PC Board BOM33	Bill of Materials Item Bottom Shield Standoff External to PC Board BOM34	Bill of Materials Item Top Shield Standoff External to PC Board BOM35	Bill of Materials Item Shield Top Screw External to PC Board BOM148
Bill of Materials Item Bottom Shield Screw External to PC Board BOM36	Bill of Materials Item Bottom Shield Standoff External to PC Board BOM37	Bill of Materials Item Top Shield Standoff External to PC Board BOM38	Bill of Materials Item Shield Top Screw External to PC Board BOM149
Bill of Materials Item Bottom Shield Screw External to PC Board BOM39	Bill of Materials Item Bottom Shield Standoff External to PC Board BOM40	Bill of Materials Item Top Shield Standoff External to PC Board BOM41	Bill of Materials Item Shield Top Screw External to PC Board BOM150

Mounting Parts for Shield Plates
Shield has 12 mounting holes




Bill of Materials Item Vicor Shield External to PC Board BOM124 Vicor shield (5pack) Digi-Key 1102-1634	Bill of Materials Item Vicor Standoff External to PC Board BOM125	Bill of Materials Item Vicor Shield Screw External to PC Board BOM126	Bill of Materials Item Vicor Shield Screw External to PC Board BOM127
Bill of Materials Item Vicor Standoff External to PC Board BOM129	Bill of Materials Item Vicor Standoff External to PC Board BOM133	Bill of Materials Item Vicor Shield Screw External to PC Board BOM130	Bill of Materials Item Vicor Shield Screw External to PC Board BOM131
Bill of Materials Item Vicor Standoff External to PC Board BOM137 McMaster 91115A163 VICOR 4-40 x 3/8 standoff thd	Bill of Materials Item Vicor Standoff External to PC Board BOM138 McMaster 90283A108 VICOR 4-40 X 3/8 BINDER	Bill of Materials Item Vicor Shield Screw External to PC Board BOM139 McMaster 90283A108 Shield Screw 4-40 X 3/8 BINDER	Bill of Materials Item Vicor Shield Screw External to PC Board BOM139 McMaster 90283A108 Shield Screw 4-40 X 3/8 BINDER

Mounting Parts for Vicor DC-DC converter (U255)

Bill of Materials Item FPGA Heatsink External to PC Board BOM144 Arrow 371824B00034G FPGA Heatsink	Bill of Materials Item UZ1 heatsink External to PC Board BOM145 Digi-Key ATS1264-ND UZ1 Heatsink
--	--

Heat sinks added to FPGA's after assembly



J19	Bill of Materials Item Board Standoff External to PC Board BOM41	Bill of Materials Item Board Top Screw External to PC Board BOM42	Bill of Materials Item Bottom Plate Screw External to PC Board BOM43
J18	Bill of Materials Item Board Standoff External to PC Board BOM44	Bill of Materials Item Board Top Screw External to PC Board BOM45	Bill of Materials Item Bottom Plate Screw External to PC Board BOM46
J43	Bill of Materials Item Board Standoff External to PC Board BOM47	Bill of Materials Item Board Top Screw External to PC Board BOM48	Bill of Materials Item Bottom Plate Screw External to PC Board BOM49
J59	Bill of Materials Item Board Standoff External to PC Board BOM50	Bill of Materials Item Board Top Screw External to PC Board BOM51	Bill of Materials Item Bottom Plate Screw External to PC Board BOM52
J17	Bill of Materials Item Board Standoff External to PC Board BOM53	Bill of Materials Item Board Top Screw External to PC Board BOM54	Bill of Materials Item Bottom Plate Screw External to PC Board BOM55
J39	Bill of Materials Item Board Standoff External to PC Board BOM56	Bill of Materials Item Board Top Screw External to PC Board BOM57	Bill of Materials Item Bottom Plate Screw External to PC Board BOM58
J49	Bill of Materials Item Board Standoff External to PC Board BOM59	Bill of Materials Item Board Top Screw External to PC Board BOM60	Bill of Materials Item Bottom Plate Screw External to PC Board BOM61
J53	Bill of Materials Item Board Standoff External to PC Board BOM62	Bill of Materials Item Board Top Screw External to PC Board BOM63	Bill of Materials Item Bottom Plate Screw External to PC Board BOM64
J52	Bill of Materials Item Board Standoff External to PC Board BOM65	Bill of Materials Item Board Top Screw External to PC Board BOM66	Bill of Materials Item Bottom Plate Screw External to PC Board BOM67
J54	Bill of Materials Item Board Standoff External to PC Board BOM68	Bill of Materials Item Board Top Screw External to PC Board BOM69	Bill of Materials Item Bottom Plate Screw External to PC Board BOM70
J60	Bill of Materials Item Board Standoff External to PC Board BOM71	Bill of Materials Item Board Top Screw External to PC Board BOM72	Bill of Materials Item Bottom Plate Screw External to PC Board BOM73
J42	Bill of Materials Item Board Standoff External to PC Board BOM74	Bill of Materials Item Board Top Screw External to PC Board BOM75	Bill of Materials Item Bottom Plate Screw External to PC Board BOM76
J45	Bill of Materials Item Board Standoff External to PC Board BOM77	Bill of Materials Item Board Top Screw External to PC Board BOM78	Bill of Materials Item Bottom Plate Screw External to PC Board BOM79
J40	Bill of Materials Item Board Standoff External to PC Board BOM80	Bill of Materials Item Board Top Screw External to PC Board BOM81	Bill of Materials Item Bottom Plate Screw External to PC Board BOM82
J37	Bill of Materials Item Board Standoff External to PC Board BOM83 McMaster 91115A162 Board Standoff 4-40 X 1/4 THRD	Bill of Materials Item Board Top Screw External to PC Board BOM84 McMaster 9028A105 Board Top Screw 4-40 X 3/16 BINDER	Bill of Materials Item Bottom Plate Screw External to PC Board BOM85 McMaster 9028A108 Shield Screw 4-40 X 3/8 BINDER

Dashed line indicates position of top shield. Identically shaped shield on bottom.

Screws, standoffs, etc. needed to mount PC board to chassis box. Does not include any mechanical items specific to the PC board (shields, heat sinks, etc.)










Table 5-4: Unused GTP Quad Column Connections

Pin or Pin Pair of the Unused GTP Quad	Connection
MGTAVCC	GND
MGTAVTT	GND
MGTREFCLKP/MGTREFCLKN	Float
MGTRXP/MGTRXN	GND
MGTXP/MGTXN	Float
MGTRREF ⁽¹⁾	GND

Notes:
 1. This is the only scenario when the MGTRREF pins can be connected to ground. In all other scenarios, these pins must be connected for normal operation.


OUTSIDE THE SSP

INSIDE THE SSP

Cable enters this way in PCB layout view




Since cable end is shown with locking tab AWAY, when rotated to match RJ45 socket pin 8 (CH3+) is the pin at left, pin 1 (CH0-) is the pin at right.




PCB layout pattern of connector to right

Anderson understanding of cable pinout from RearCon page of schematic
Pin numbers appear to match but polarity and channel number uncertain.



Connector at right must rotate to align latch with socket.


Numbering transferred to cable picture following pin 1 ID in view from cable clamp end.



Tim Cundiff cable drawing

all cable to be from the same production run

Superior Essex Cable 6S-220-4A




Sentinel Connector 111S08080091H34


1	Blue	1
2	Blue/Wht	2
3	Brown	3
4	Brown/Wht	4
5	Green	6
6	Green/Wht	7
7	Orange	8
8	Orangw/Wht	9

5,10,11,12 not used

Hirose Electric connector LF10WBP-12S





Looking at solder side




Due to the way the connector is numbered relative to the way the channel stripes in the SSP are laid out - caused by the connector being in the rear of the box - SSP channel 0 is actually connected to cable channel 3.

Care is thus required to ensure that SSP channel number and cable channel number are not confused.

Rear Panel RJ45 Connectors to Channels 0 to 11



Cable enters this way in PCB layout view




Layout issue not addressed in prototype ECOs
 Polarity of RJ45 pairs swapped relative to expectations. + and - of each channel swapped here by flipping the ports in pairs relative to the prototype and as-built.

SFP interface to timing system

DIP #18) Connect LOS output of U256 to Artix FPGA. Same with MOD_PRESENT.

DIP #6) Implement correct 2nd jitter cleaner (removing Si5340). On this page that means moving the clock fanout to the output of the CDR so that the FPGA and the jitter cleaner each have their own copy with matched prop delays.

DIP #23) Add voltage divider resistors to allow for adjustment of AD2814 threshold.





OK to run power to these resistor dividers as trace. Place resistors immediately adjacent to U258.


Added DNI resistors across outputs of CDR on top of PCB to simplify scope probing. Place these two resistors immediately adjacent to outputs of CDR.

Title		
RJ45 Channel Inputs		
Size	Document Number	Rev
Custom	PC17001A	A
Date:	Thursday, May 25, 2017	Sheet 31 of 35


Pin	Signal
A18	GND1
A8	GND2
B11	GND3
C14	GND4
C4	GND5
C9	GND6
D7	GND7
E10	GND8
E20	GND9
F3	GND10
F7	GND11
G10	GND12
G12	GND13
G14	GND14
H11	GND15
H13	GND16
H19	GND17
H7	GND18
H9	GND19
J12	GND20
J2	GND21
J6	GND22
K11	GND23
K13	GND24
K15	GND25
K7	GND26
K5	GND27
L12	GND28
L18	GND29
L8	GND30
M11	GND31
M13	GND32
M7	GND33
N10	GND34
N12	GND35
N14	GND36
N4	GND37
N8	GND38
P11	GND39
P13	GND40
P17	GND41
P7	GND42
P9	GND43
R12	GND44
R20	GND45
R8	GND46
T13	GND47
T3	GND48
U3	GND49
U7	GND50
U16	GND51
U8	GND52
V19	GND53
V8	GND54
W19	GND55
W2	GND56
Y15	GND57
Y5	GND58
Y5	GND59



+2.5V to +1.8V linear regulator, local to FPGA




+1.8V to +1.0V linear regulator, local to FPGA



Place 0 ohm resistors on top of SM_JUMP3 components so that only pads of SM_JUMP3 are seen.
When assembled 0 ohm resistors shall be soldered onto A-X or X-B position of jumper as shown.

TPS51206 generates termination voltage VIT from +3.3V.
By definition VTT and VITREF are set to 1/2 VDDQSNS.



$V_{out} = 0.5 \cdot [(R1/R2) + 1]$ where R1 is out-adj, and (R1+R2) < 10K ohms.

DIP #2) Add SM jumpers to power supplies of Zynq section so that at initial power application regulators are disabled. ANL staff will then move the 0 ohm resistors of the jumpers to the Enable position (X-B) during post-assembly testing.

File	<Title>
Size	Document Number
D	PC1700A
Date	Thursday, June 01, 2017
Sheet	35 of 35
Rev	A