

DUNE SiPM Signal Processor(SSP)

DUNE SSP POST-ASSEMBLY Manual Test Procedure

Version 0.1 draft 1 Last Revision 20170412 JTA

Module Serial Number:_____ **Testing Date:**_____ **By:**_____

Scope of Procedure

Predecessor Procedure: ECO/FCO Verification & initial checkout procedure

Successor Procedure : DUNE SSP Software Mediated Test Procedure.

The sequence of tests described herein is to be performed on any newly manufactured SSP module after successful completion of the ECO/FCO Verification & initial checkout procedure. Modules with no repair issue sent to ANL solely for firmware upgrade start with this Manual Test Procedure that contains programming of FPGAs.

In every step of this procedure, if a measurement FAILS, immediately stop testing, de-power all circuits, and alert supervising engineer.

Verification of JTAG Chain

Attach JTAG interface dongle to SSP module at connector J66. Connect JTAG dongle to USB port of PC. Start Xilinx's IMPACT program, version 14.7. Turn power to SSP on.

- | | | |
|------------|------|---|
| ___PASS___ | FAIL | 1. Verify that the LED of the JTAG dongle is illuminated and green. |
| ___PASS___ | FAIL | 2. Perform the "initialize chain" function of IMPACT. Verify that <i>three</i> devices are identified in the JTAG chain: The ARM processor of the Zynq, the FPGA portion of the Zynq, and the Artix FPGA. |




Figure 1 - Expected SSP JTAG chain.

Confirmation of Section Completion

Module Serial Number: _____ **Testing Date:** _____ **By:** _____

Program the Zynq's flash RAM using JTAG

- ___ PASS ___ FAIL 3. Program the flash RAM image associated with the Zynq FPGA.
- ___ DONE a. Download the latest version of the Zynq firmware from https://svn.inside.anl.gov/repos/hep_elecdesign/ProtoDune_SSP/Firmware/Communication_FPGA/Trunk/Communication_FPGA.sdk/application/bootimage/BOOT.bin. This is best done by selecting the local working copy of the protoDUNE repository on the local machine and performing an "SVN Update" operation. The typical location that the file is stored locally is C:\SVN_Checkout\ProtoDune_SSP\Firmware\Communication_FPGA\Trunk\Communication_FPGA.sdk\application\bootimage\BOOT.BIN.
- ___ DONE b. Select the first object in the chain, right-click and select *Add SPI/BPI Flash*. Change the file selection option from the default of **MCS Files (*.mcs)** to **BIN Files (*.bin)**. Browse to the BOOT.BIN file and hit OK. A dialog as shown in Figure 2 will pop up.




Figure 2 - IMPACT PROM selection screen.

- ___ DONE c. Select the options of **QSPI** and **Single** as shown. Hit OK. The image of the chain should change from that shown in Figure 1 to that shown in Figure 3.




Figure 3 - JTAG chain display after assignment of PROM type

- ___ DONE d. Select the **FLASH** object, right-click, and select **Program**.
- ___ DONE e. A dialog box should pop up showing progress. After a few minutes the progress bar will get to the end and then a blue & white “success” image should appear.
- ___ PASS ___ FAIL 4. Verify that the Zynq processor boots and establishes a physical layer network connection.
- ___ DONE a. Insert an SFP modulator into the Ethernet port of the SSP.
- ___ DONE b. Verify that the same wavelength of SFP modulator is installed into the fiber optic Ethernet card of the PC.
- ___ DONE c. Install a standard LC patch cord from the PC’s fiber interface to the fiber interface of the SSP.
- ___ DONE d. Cycle the power to the SSP.
- ___ DONE e. Verify that the green front panel **LINK** indicator illuminates.
- ___ DONE f. Verify that, after a moment, the yellow front panel **LINK** indicator illuminates.

Confirmation of Section Completion

Module Serial Number: _____ **Testing Date:** _____ **By:** _____

Perform initial Ethernet access

After cycling power, the Zynq processor should boot up from the newly programmed Flash memory and be able to communicate using Ethernet. Illumination of the two front panel indicators shows that a low-level (physical) connection is present, but data transfers must now be exercised to verify the IP and TCP levels of communication.

- ___ PASS ___ FAIL 5. Communication via Ethernet is tested by using the LBNEWare test program.
- ___ DONE a. Run LBNEWare. The initial screen as shown in Figure 4 should pop up.



Figure 4 - LBNEWare initial screen.

- ___ DONE b. Verify that the **Device IP** is set to the default value of 192.168.1.123.
- ___ DONE c. Hit the **Connect** button. The color indicator next to the words *Device Connection* should illuminate red. If the indicator stays black, the test has failed. LBNEWare may throw an error message here after a few seconds if no response is obtained. If this occurs, hit the **Break** button to dismiss the dialog.

Confirmation of Section Completion

Module Serial Number:_____ **Testing Date:**_____ **By:**_____

Program Artix FPGA section of Flash RAM using Ethernet

After cycling power, the Zynq processor should boot up from the newly programmed Flash memory and be able to communicate using Ethernet.

- ___ PASS ___ FAIL 6. Communication via Ethernet is tested by using the LBNEWare test program.
- ___ DONE a. Hit the **Flash** button of the initial LBNEWare screen. The Flash programming window shown in Figure 5 should appear.
- ___ DONE b. This screen contains multiple buttons and dialog areas used for different functions. Note that each area is specifically named in Figure 5. These window area names will be referenced in the rest of this section, so make certain to note which is which.




Figure 5 - Flash programming screen.

- ___ DONE ___ c. In the *Ethernet Address Area* of the Flash Programming window, hit the **Read** button. The IP Address, Subnet mask, Gateway and MAC Address fields should update with the default values expected for a freshly programmed SSP, as shown in Figure 6.




Figure 6 - Default Ethernet settings expected from a freshly programmed SSP

- ___ PASS ___ FAIL 7. Verify that all settings read from the module are as shown in Figure 6.

- ___ DONE a. IP Address
- ___ DONE b. Subnet Mask
- ___ DONE c. Gateway
- ___ DONE d. MAC address

- ___ PASS ___ FAIL 8. Program the Artix FPGA ram area.
- ___ DONE a. Download the latest version of the DSP FPGA firmware image from SVN to the computer's local hard drive.
 - ___ DONE b. Use the *File Browser* control to select the current version of the DSP FPGA firmware image downloaded in step 8a above.
 - ___ DONE c. Copy/paste the full path from the Browse box to the DSP Image box in the *Firmware Assignment* area.
 - ___ DONE d. Click the radio button to the right of the DSP Image box to make it red.
 - ___ DONE e. Ensure that the radio buttons to the right of the Config Image and Comm Image boxes are black.
 - ___ DONE f. Hit the Erase button. Verify erasure completes without error.
 - ___ DONE g. Hit the Program button. Verify programming cycle completes without error.
 - ___ DONE h. Hit the Verify button. Verify that procedure completes with no errors.

Confirmation of Section Completion

Module Serial Number: _____ **Testing Date:** _____ **By:** _____

Final Check after reprogramming module

After cycling power, the Zynq processor should boot up from the newly programmed Flash memory, then boot the Artix FPGA and be able to communicate with the Artix FPGA. Reading a set of registers from both devices verifies this to be the case.

- ___ PASS ___ FAIL 9. Verify correct operation of front panel LEDs.
- ___ DONE a. Cycle power to SSP.
 - ___ DONE b. Examine front panel of SSP as power is turned on. Compare against Figure 7. The Link LED will come on after a short delay.



Figure 7 - Front panel of SSP after programming of FPGAs

- ___ PASS ___ FAIL 10. Verify that communication with module still works by reading the *Firmware ID* values from the device.
- ___ DONE a. Close LBNEWare.
 - ___ DONE b. Restart LBNEWare.
 - ___ DONE c. Re-establish communication with SSP.
 - ___ DONE d. Record DSP FPGA build number : _____

- ___ DONE e. Record DSP FPGA build date: _____
- ___ DONE f. Record Comm FPGA build number : _____
- ___ DONE g. Record Comm ARM build number : _____

Confirmation of Section Completion

Module Serial Number:_____ **Testing Date:**_____ **By:**_____

